


Fig. 2



1 frame = 125 us

1 row = 125 us / 9 = 13.89 us

1 slot = 4 bit tag + 32 bit payload

serial bit rate = 1700 slots/row \* 36 bits/slot \* 9 rows/frame \* 8 kHz = 550,800 bits/frame = 4.4064 Gbps

row size = 1700 slots/row = 7,560 bytes/row = 61,200 bits/row

1 slot bandwidth = slot rate \* 36 bits/slot = 72 kHz \* 36 = 2.592 Mbps

Fig. 3

Fig. 3a




Fig. 3b




Fig. 3c

FIG. 4 is a block diagram of a system architecture showing a multi-stage processing flow. The system consists of three stages of processing devices (SE) and a set of source processors (SP). The first stage includes ITAP SE Stage #1 Device #1, ITAP SE Stage #2 Device #1, and ITAP SE Stage #3 Device #1. The second stage includes ITAP SE Stage #1 Device #12, ITAP SE Stage #2 Device #8, and ITAP SE Stage #3 Device #12. The third stage includes ITAP SE Stage #1 Device #1, ITAP SE Stage #2 Device #1, and ITAP SE Stage #3 Device #1. The source processors are connected to the first stage devices, which are connected to the second stage devices, which are connected to the third stage devices. The third stage devices are connected to the source processors. The diagram illustrates a complex interconnection between the stages and devices.




Fig. 4




Fig. 5